# A Novel Multilevel Inverter with Reduced DC Sources 

Ambili $\mathbf{R}^{1}$, Fareeda A Kareem ${ }^{2}$<br>M.Tech Scholar, EEE Department, KMEA Engineering College, Cochin, India ${ }^{1}$<br>Associate Professor, Department of Electrical and Electronics, KMEA Engineering College, Cochin, India ${ }^{2}$


#### Abstract

Multilevel inverters have become more popular in high power and high voltage application. They have a unique structure which makes it possible to reach high voltages with less harmonic content. Harmonic content of the output voltage waveform decreases as the number of output voltage level increases. The main advantages are lower Total Harmonic Distortion (THD), less stress on the power switches and higher efficiency. However, increase in the device count due to increased voltage levels makes the control method complex and hence expensive. This paper presents a nine level inverter with reduced DC sources which is capable of obtaining all additive and subtractive combinations of input DC levels. This topology requires less power switches compared to conventional multilevel inverter and less gate drives. The proposed topology is presented through a nine-level inverter with an appropriate modulation scheme and detailed simulation has been carried out in MATLAB/Simulink. A comparison is made between proposed topology and the conventional multilevel topology on the basis of device count, number of levels in the output voltage and THD.


Keywords: Multilevel Inverter (MLI); Phase Opposition Disposition SPWM; Power Electronics; Total Harmonic Distortion (THD).

## I. InTRODUCTION

In the last few decades, multilevel voltage-source inverters have emerged as a viable solution for high-power dc-toac conversion applications [1]. A multilevel inverter (MLI) is a linkage structure of multiple input dc levels (obtained from dc sources and/or capacitors) and power semiconductor devices to synthesize a staircase waveform. Voltage stresses experienced by the power switches are lower as compared to the overall operating voltage level [2]. In addition, the multilevel waveform has a better harmonic profile as compared to a two-level waveform obtained from conventional inverters. Other advantages of MLIs are reduced $d v / d t$ stress on the load and possibility of fault-tolerant operation [3]. Researchers are also exploring avenues to employ MLIs for low-power applications [4]. The multilevel inverters are used in drives, PV systems and automotive applications.
The quality of the multilevel waveform is enhanced by increasing the number of levels. However, it inadvertently leads to a large number of power semiconductor devices and accompanying gate driver circuits. This increases system complexity and cost and tends to reduce the system reliability and efficiency. For a high-resolution waveform, therefore, practical considerations necessitate reduction in the number of switches and gate driver circuits [5]. The topologies which have been extensively studied and are commercially available for multilevel voltage output are neutral point clamped (NPC), cascaded H-bridge (CHB), and flying capacitor (FC) converters [1], [3], [5]-[7]. However, there is a significant increase in the number of power switches, the number of switches conducting simultaneously, and the overall cost of the system with the increase in the number of output levels. Researchers, therefore, continue to focus on reducing the component
count in multilevel topologies through various approaches. The main disadvantage is the increase in number of power switches that normally contributes to the complexity in controlling the power switches. Many methods have been developed to decrease the number of switches [8]. Modulation strategies applied to multilevel inverters are selective harmonics elimination [9] [10], carrier based pulse width modulation [11] [12], space vector modulation [13] [14] and fundamental frequency modulation [15] [16]. The pulse-width modulation (PWM) control [17] is the most efficient method of controlling output voltage within the inverters. The carrier based PWM schemes used for multilevel inverters is the most efficient method, realized by the intersection of a modulating signal with triangular carrier waveform. In this paper, a new topology is proposed in which the use of dc sources are reduced via power switches. This approach significantly lessens the number of power switches needed as compared to the conventional topologies.

This paper proposes a nine-level inverter with reduced DC sources which requires less number of switches than conventional topologies. Section II presents the conventional nine-level inverter. Section III describes the proposed nine-level inverter. The working principle along with DC source arrangement, working states and modulation scheme are discussed in section IV. In section V, simulation results are detailed. Conclusions are summarized in section VI.

## II. CONVENTIONAL NINE-LEVEL INVERTER

The generalized single-phase structure of the conventional [18] topology is shown in Fig. 1. It has $n$ number of isolated input dc sources. The linkage structure is such that
the higher potential terminal of the preceding source is connected to the lower potential terminal of the succeeding source and vice versa through power switches. Input sources are designated as $E_{\mathrm{j}}$ (where $j=1$ to $n$ ). Source current from each source is designated as $i_{j}(\mathrm{t})$. Power switches can be implemented using a transistor device [e.g., MOSFET and insulated-gate bipolar transistor (IGBT)] with an antiparallel diode. In Fig. 1, power switches are illustrated with IGBTs with antiparallel diodes, and complementary pairs are designated as $\left(\mathrm{T}_{\mathrm{j}}, \mathrm{T}{ }_{\mathrm{j}}\right)$ (where $j=1$ to $\left.n+l\right)$. Various nodal voltages are indicated as $v j(\mathrm{t})$ (where $j=1$ to $n+1$ ). Load voltage and load current are designated as $v_{L}(\mathrm{t})$ and $i_{L}(\mathrm{t})$, respectively. In case of a nine-level inverter it requires ten number of switches connected in the same pattern as given in the generalized structure with four dc sources. According to this topology, as the number of level increases the number of switches and the use of sources also increases which adds up to the cost and makes the circuit more complex. When a fault occurs it is possible to replace it quickly. In nine level inverter it will be having five pairs of active switches $\left(\mathrm{T}_{\mathrm{i}}, \mathrm{T}^{\prime} \mathrm{j}\right)(j=1,2,3,4,5)$ with $E_{1}, E_{2}, E_{3}$ and $E_{4}$ as the input DC sources. By operating the inverter with suitable modes, it supplies the load with nine levels, viz., $\pm \mathrm{V}_{\mathrm{dc}}, \pm 2 \mathrm{~V}_{\mathrm{dc}}, \pm 3 \mathrm{~V}_{\mathrm{dc}}, \pm 4 \mathrm{~V}_{\mathrm{dc}}$ and zero for $E_{1}=E_{2}$ $=E_{3}=E_{4}=\mathrm{V}_{\mathrm{dc}}$ (symmetric source configuration). The maximum number of levels synthesized by this topology is $2 \mathrm{n}+1$, where n is the number of sources. It requires less number of components comparative to the diode clamped or the flying capacitor or cascaded configuration. For ' $n$ ' levels it requires $n$ number of sources and $n+1$ number of power switches.

From Fig.1, it is clearly understood that the circuit become more complex for higher number of levels as it increases the use of sources and switches. It is also important to mention here that dc source voltages have been assumed to be equal in this work. In practice, they might differ (e.g., due to different states of charge of batteries or due to shading of some cells if the sources are coming from a photovoltaic (PV) system). To account for this variation and to reduce the number of switches and sources for higher levels, a new topology is developed which is described in section III.


Fig. 1 Generalized single-phase structure of conventional topology

## III. Proposed Nine-Level Inverter

Conventional cascaded multilevel inverters require large number of switches. In the proposed multilevel inverter there is no need to use all the switches; the structure should be such that it can synthesize all the additive and subtractive combinations of the input DC levels. Moreover, depending on the selection of the voltage levels of sources, each 'step' in the output waveform so obtained is uniformly equal to the smallest input DC level. The generalized multilevel inverter topology based on the aforesaid concept is also presented.

The concept adapted for the proposed MLI topology is that the inverter should be capable of synthesizing all possible additive and subtractive combinations of the DC levels of the input sources. Some examples of such combinations are as follows:
(a) With single DC source:

If a single DC source of voltage $E 1$ is present, the possible combinations are: $+E 1,0$ and $-E 1$. The resultant inverter can be a three-level or two-level (when zero level is excluded) inverter. Such a structure is shown in Fig. 2a It is a standard single-phase full bridge inverter.


Fig.2a Inverter structure with single DC source
(b) With two DC sources:

If two DC sources with voltages $E_{1}$ and $E_{2}$ are present, the possible combinations are:
(i) Taking one level at a time: $E_{1}, E_{2},-E_{1}$ and $-E_{2}$.
(ii) Taking two levels at a time: $\left(E_{1}+E_{2}\right),\left(E_{1}-E_{2}\right),\left(E_{2}-\right.$
$\left.E_{1}\right)$ and $-\left(E_{1}+E_{2}\right)$.
(iii) Zero level: one.

Thus with two DC sources, there are nine possible combinations that can be obtained in the output waveform, resulting in a nine-level inverter. Such a structure is shown in Fig. 2b.
(c) With three DC sources:

If three DC sources with voltages $E_{1}, E_{2}$ and $E_{3}$ are present, the possible combinations are:
(i) Taking one level at a time: $E_{1}, E_{2}, E_{3},-E_{1},-E_{2},-E_{3}$.
(ii) Taking two levels at a time: $\left(E_{1}+E_{2}\right)$, $\left(E_{1}-E_{2}\right)$, $\left(E_{2}-E_{1}\right),-\left(E_{1}-E_{2}\right),\left(E_{2}+E_{3}\right),\left(E_{2}-E_{3}\right),\left(E_{3}-E_{2}\right)$, $-\left(E_{2}+E_{3}\right),\left(E_{1}+E_{3}\right),\left(E_{1}-E_{3}\right),\left(E_{3}-E_{1}\right)$ and $-\left(E_{1}+E_{3}\right)$.
(iii) Taking three levels at a time: $\left(E_{1}+E_{2}+E_{3}\right)$, $\left(E_{1}+E_{2}-E_{3}\right),\left(E_{1}-E_{2}+E_{3}\right),\left(E_{1}-E_{2}-E_{3}\right)$,
$\left(-E_{1}+E_{2}+E_{3}\right),\left(-E_{1}+E_{2}-E_{3}\right), \quad\left(-E_{1}-E_{2}+E_{3}\right)$ and $-\left(E_{1}+E_{2}+E_{3}\right)$.
(iv) Zero level: one.

Therefore, with three DC sources, there are 27 additive and subtractive combinations possible which result in a 27 level inverter.


Fig.2b Inverter structure with two input DC sources


Fig. 3 Generalized structure of proposed topology
The generalized expression for the number of levels can be obtained as:
Maximum number of levels $=\left(\sum_{m=1}^{n} \frac{n!}{(n-m)!} 2^{m}\right)+1$
The term 'Maximum' is used in above expression because redundancy in the voltage levels may decrease the actual number of levels in the output. The generalized
structure of the proposed topology is shown in Fig. 3. The arrangement of switches and DC sources are in such a manner that it is possible to obtain all possible combinations in the output. Moreover, if ' $n$ ' number of DC sources are present, then ' 4 n ' power switches are required to synthesize all possible combinations.

Therefore,
Total number of power switches required $=4 n$
For example, Fig. 2b shows the proposed structure with two DC sources (obtained through independent sources or through DC link capacitors) capable of producing a nine level output. The power switches are paired as $T k$ and $T^{\prime} k$, where $\mathrm{k}=\{1,2,3,4\}$. It is important to mention that switches Tk and $\mathrm{T}^{\prime} \mathrm{k}$ cannot be ON simultaneously, otherwise a dead short circuit appears across the source. In this sense they are designated to be 'complimentary'. However, this does not mean that the switching pulses to a complimentary pair are also complimentary, because to obtain any level only three switches need to be ON. For example, with switches T1, T3 and T4 ON, an output voltage level of E1 is obtained while with switches T1, T4 and T'2 ON a voltage level of -E2 is obtained. The detailed working is explained in the next section.

Table I summarizes the comparison between the classical multilevel topologies, conventional topology and the proposed topology in terms of component requirements for a nine-level output. It is seen that the device count is reduced significantly. While all the classical topologies require sixteen power switches each to deliver nine levels for a single-phase inverter, the conventional topology requires ten power switches whereas the proposed structure does so with eight switches. Of these eight switches, six are unidirectional and two are fully-directional. In addition, the proposed topology does not require clamping diodes or clamping capacitors.

## IV. Principle OF Operation

## A. DC source arrangement

Following conditions for the DC voltage sources are assumed to maximize the number of levels in the output voltage:
(i) 'unary' arrangement will result if all the DC sources are equal, i.e.

$$
\begin{equation*}
E_{1}=E_{2}=E_{3}=\ldots=E_{\mathrm{n}} \tag{3}
\end{equation*}
$$

(ii) 'binary' arrangement will result if the DC sources make a geometric progression with a factor of ' $1 / 2$ ' i.e.

$$
\begin{equation*}
\frac{E 1}{E 2}=\frac{E 2}{E 3}=\ldots \ldots \ldots \ldots \ldots=\frac{E n-1}{E n}=2 \tag{4}
\end{equation*}
$$

(iii) 'trinary' arrangement will result if the DC sources make a geometric progression with a factor of ' $1 / 3$ ' i.e.
$\frac{E 1}{E 2}=\frac{E 2}{E 3}=\ldots \ldots \ldots \ldots \ldots=\frac{E n-1}{E n}=3$

TABLE I : Comparison of classical topologies, conventional topology and the proposed topology for nine level output.

| Voltage <br> Levels | Components | Classical topologies |  |  | Conventional <br> topology | Proposed <br> topology |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  | Diode <br> clamped | Flying <br> capacitors | Cascaded H- <br> bridge | Link <br> capacitors | 8 | 8 |
|  | - | 4 | 2 |  |  |  |
|  | Clamping <br> diodes | 56 | - | - | - | 0 |
|  | Clamping <br> capacitors | - | 28 | - | - | 0 |
|  | Gate drivers | 16 | 16 | 16 | 10 | 8 |
|  | Power <br> switches | 16 | 16 | 16 | 10 | Six unidirectional and <br> two fully directional <br> 8 |

For above three arrangements, the number of actual levels in the output waveform can be obtained using Eq. (1) and the results are summarized in Table II For two or more than two DC sources (i.e. for $n>1$ ), trinary arrangement results in most number of levels as compared to other two arrangements.
TABLE II: DC source arrangements and corresponding number of levels

| Sr. <br> No. | Arrangement of DC <br> sources | Number of levels in <br> the output waveform |
| :--- | :--- | :--- |
| 1 | Unary $(E m-1=\mathrm{Em})$ | $2 \mathrm{n}+1$ |
| 2 | Binary $(\mathrm{Em}-1=2 \mathrm{Em})$ | $2(\mathrm{n}+1)-1$ |
| 3 | Trinary $(\mathrm{Em}-1=3 \mathrm{Em})$ | 3 n |

## B. Description of working states

The proposed topology with two input DC sources for nine-level output is shown in Fig.2b. The two sources are such that $E_{2}<E_{1}$ and their arrangement (unary, binary or trinary) will decide the actual number of levels in the output. For example, by employing two sources $E_{1}$ and $E_{2}$ having equal values ( $E_{1}=E_{2}=E_{0}$ ), five output levels (viz. $\pm E_{\mathrm{O}}, \pm 2 E_{\mathrm{O}}$ and 0 ) can be obtained (i.e. a five-level waveform in steps of $E_{\mathrm{O}}$ ). By employing a binary source configuration (with $E_{1}=2 E_{\mathrm{O}}$ and $E_{2}=E_{\mathrm{O}}$ ), seven output levels (viz. $\pm E_{\mathrm{O}}, \pm 2 E_{\mathrm{O}}, \pm 3 E_{\mathrm{O}}$ and 0 ) can be synthesized (i.e. a seven-level waveform in steps of $E_{0}$ ). Similarly, a trinary source configuration (with $E_{1}=3 E_{\mathrm{O}}$ and $E_{2}=E_{\mathrm{O}}$ ) would synthesize voltage levels ( $\pm E_{\mathrm{O}}, \pm 2 E_{\mathrm{O}}, \pm 3 E_{\mathrm{O}}, \pm 4 E_{\mathrm{O}}$ and 0 ) i.e. a nine-level waveform in steps of $E_{\mathrm{O}}$.

The topology has eight switches and to obtain any desired voltage level, three switches need to be ON.
There are four pairs of complimentary switches. Thus, three switches (to remain ON) can be chosen from four possibilities in ${ }^{4} \mathrm{C}_{3}(=4)$ ways and each switch has two possibilities (either ON or OFF). Therefore, total number of states possible for the topology is $2^{4}=16$. In this singlephase configuration, the AC load is fed by nine levels $\left(E_{1}+E_{2}\right),\left(E_{1}\right),\left(E_{1}-E_{2}\right),\left(E_{2}\right),(0),\left(-E_{2}\right),\left(E_{2}-E_{1}\right)$, $\left(-E_{1}\right)$ and $-\left(E_{1}+E_{2}\right)$. It is also important to mention that any unbalance in input DC source magnitudes would not result in a multilevel waveform with equal voltage steps. All the possible states, voltage levels and switch positions are summarized in Table III, where redundant states are
designated as $\left(1,1^{\prime}\right),\left(2,2^{\prime}\right),\left(5,5^{\prime}, 5^{\prime \prime}, 5^{\prime} "\right),\left(6,6^{\prime}\right)$ and ( $7,7^{\prime}$ ). Redundancy can be used for optimal switching of power semiconductor switches.


Fig. 3 Proposed configuration for single-phase nine-level Inverter

## C. Power switch configurations

The proposed inverter can be realized with self commutating power switches like MOSFET's and IGBT's. It is also important to note that the switches at positions $\mathrm{T}_{2}$ and $\mathrm{T}_{3}$ are necessarily required to be 'fully directional switches' otherwise their undesirable switching will take place.

Therefore, at both positions $\mathrm{T}_{2}$ and $\mathrm{T}_{3}$, fully directional switches having the capability of blocking voltages in both directions are to be used. A common emitter combination is having low ON state drop but requires only one gate driver circuit. This switch configuration has been chosen for switches $\mathrm{T}_{2}$ and $\mathrm{T}_{3}$ of the proposed multilevel structure with two DC sources as shown in Fig. 3.

## D. Modulation Scheme

Multicarrier PWM and space vector modulation techniques have been employed for multilevel inverter modulation control [19-21]. These methods use high switching frequency, thereby causing extra switching losses. At the same time methods like active harmonic elimination [22], selective harmonic elimination (SHE) [22-24] and fundamental frequency method [22] are considered as low switching frequency methods.

| Sr. <br> No | Stat es | Output level | Switching states ( $1=\mathrm{ON}, 0=\mathrm{OFF}$ ) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathrm{T}_{1}$ | $\mathrm{T}_{2}$ | $\mathrm{T}_{3}$ | $\mathrm{T}_{4}$ | T' ${ }_{1}$ | $\mathrm{T}_{2}$ | $\mathrm{T}_{3}$ | T'4 |
| 1 | 1 | $E_{1}$ | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| 2 | 1 ' | $E_{1}$ | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 |
| 3 | 2 | $E_{2}$ | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 |
| 4 | 2' | $E_{2}$ | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 |
| 5 | 3 | $E_{1}-E_{2}$ | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 0 |
| 6 | 4 | $E_{1}+E_{2}$ | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 1 |
| 7 | 5 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 |
| 8 | 5' | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 |
| 9 | 5" | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 |
| 10 | 5"' | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 |
| 11 | 6 | - $E_{1}$ | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 |
| 12 | 6 ' | $-E_{1}$ | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 |
| 13 | 7 | $-E_{2}$ | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 |
| 14 | $7 \times$ | $-E_{2}$ | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 |
| 15 | 8 | $E_{2}-E_{1}$ | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 |
| 16 | 9 | $-E_{1}-E_{2}$ | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 |

TABLE III: Various states for nine-level output

Though all the aforesaid methods can be used for the control of proposed structure, the control is demonstrated through low switching frequency multicarrier scheme [25, 26].

The carrier based PWM technique fulfils switching states by comparing a modulating signal $\mathrm{V}_{\mathrm{A}}$ and a carrier waveform $\mathrm{V}_{\mathrm{C}}$. The modulating signal $\mathrm{V}_{\mathrm{A}}$ is a sinusoidal at frequency $\mathrm{F}_{\mathrm{C}}$ and amplitude $\mathrm{V}_{\mathrm{A}}$ and the triangular signal $\mathrm{V}_{\mathrm{C}}$ is at frequency $\mathrm{F}_{\mathrm{C}}$ and amplitude $\mathrm{V}_{\mathrm{C}}$. In this topology phase opposition disposition-SPWM is adopted for its simplicity and all the carriers are in phase with each other as shown in Fig.4. The pulses so obtained are used for switching of device corresponding to the respective voltage levels [25].
However, in the proposed structure, various switches do not operate independent of each other. Therefore, the signals obtained from the comparison of the carriers and reference cannot be fed directly to the switches as done for two level inverters.

The overall modulation strategy is shown in Fig.5. In the proposed modulation scheme, for all the carrier waveforms above the time-axis, the results of comparison with the reference sine wave are ' 1 ' or ' 0 '. For all the carrier waves below the time-axis, the results of comparison with the reference sine wave are ' 0 ' or ' -1 '. The signals so obtained are aggregated so as to synthesize an aggregated signal 'As'.

The aggregated signal 'As' has same number of levels as desired in the output waveform. The switching signals are derived from this aggregated signal by comparing the signal with desired level using the lookup table and the output is fed to the switches. The look-up is shown in Table IV.


Fig. 5 Proposed modulation scheme
The modulating signal is compared with eight carriers for a nine-level inverter and all the carriers are in phase and the pulses obtained through comparison are used for switching.


Fig. 6 Simulation of proposed topology
DC supplies are powered through renewable energy source PV-MPPT system which is then boosted by the respective boost converter and the voltage obtained is divided in a suitable ratio in order to obtain the trinary arrangement. The inverter is operated in an open-loop mode and the switching frequency is 100 Hz . Output voltage obtained is 324VP-P. The subsystem in Fig. 7 shows the phase opposition disposition PWM generation. The resulting THD of the proposed system is shown in Fig.10.


Fig. 7 Subsystem of POD SPWM


Fig. 8 Output voltage of proposed nine level inverter


Fig. 9 Gate pulses of proposed modulation scheme


Fig. 10 THD of nine-level inverter

## VI. CONCLUSION

Multilevel inverters have been used in many industrial applications like HVDC, FACTS, EV, PV systems, UPS and industrial drive applications. A novel multilevel topology is proposed in this paper with a view to obtain all possible additive and subtractive combinations of the input DC levels in the output voltage waveform. It has less complex control method, less associated cost and lesser THD. The structure and principle of operation of the topology is detailed. Adaptation of Phase Opposition Disposition (POD) strategy sine pulse width modulation technique for the proposed structured is also explained. A comparison of presented topology with the classical and conventional topology shows that the device count is significantly reduced for a given number of levels in the output. The proposed concept is presented by simulations and verified experimentally for a single-phase nine-level inverter.

## References

[1] S. Kouro, M. Malinowski, K. Gopakumar, J. Pou, L.Franquelo, B. Wu, J. Rodriguez, M. Perez, and J. Leon, "Recent advances and industrial applications of multilevel converters," IEEE Trans. Ind. Electron., vol. 57, no. 8, pp. 2553-2580, Aug. 2010.
[2] G. Buticchi, E. Lorenzani, and G. Franceschini, "A five-level singlephase grid-connected converter for renewable distributed systems," IEEE Trans. Ind. Electron., vol. 60, no. 3, pp. 906-918, Mar. 2013.
[3] J. Rodriguez, J.-S. Lai, and F. ZhengPeng, "Multilevel inverters: A survey of topologies, controls, applications," IEEE Trans. Ind. Electron., vol. 49, no. 4, pp. 724-738, Aug. 2002.
[4] S. De, D. Banerjee, K. Siva Kumar, K. Gopakumar, R. Ramchand, and C. Patel, "Multilevel inverters for low-power application," IET Power Electronics, vol. 4, no. 4, pp. 384-392, Apr. 2011.
[5] M. Malinowski, K. Gopakumar, J. Rodriguez, and M. A. Pérez, "A survey on cascaded multilevel inverters," IEEE Trans. Ind. Electron., vol. 57, no. 7, pp. 2197-2206, Jul. 2010.
[6] J. Rodriguez, S. Bernet, B. Wu, J. O. Pontt, and S. Kouro, "Multilevel voltage-source-converter topologies for industrial medium-voltage drives," IEEE Trans. Ind. Electron., vol. 54, no. 6, pp. 2930-2945, Dec. 2007.
[7] L.M. Tolbert and F.Z. Peng, "Multilevel converters as a utility interface for renewable energy systems," in Proc. IEEE PowerEng. Soc. Summer meeting, 2000, vol-2, pp.1271-1274
[8] E. Babaei, "Optimal topologies for cascaded sub multilevel converters, Power Electron., vol. 10, no. 3, pp. 251-261, May 2010.
[9] H.Taghizadeh and M.T.Hagh, "Harmonic elimination of cascade multilevel inverters with nonequal DC sources using particle swarm optimization," IEEE Trans. Ind. Electron, vol.57, no.11, pp. 36783684, nov. 2010.
[10] N. Yousepoor, S.H Fathai, N.Farokhina, and H.A Abyaney, "THD minimization applied directly on the line-to-line voltage of multilevel inverters," IEEE Trans. Ind, Electron. vol.59, no.1, pp.373, jan. 2012.
[11] J. Selvaraj and N.A. Rahim, "Multilevel inverter for grid-connected PV system employing digital PI controller", IEEE Trans.Ind.Electron. vol.56, no.1, pp. 149-158, Jan. 2009
[12] S. Kouro, P. Lezana, M..Angulo, and J Rodriguez, "Multicarrier PWM with DC link ripple feed forward compensation for multilevel inverters,"IEEE Trans Power. Electron. vol.23, no.1, pp.52-59, jan 2008
[13] B. Vafakhah, J. Salmon, and A.M .Knight,"A new space vector PWM with optimal switching selection for multilevel coupled inductor inverters, "IEEE Trans. Ind. Electron., vol.57, no.7, pp 2354-2364, jul. 2010
[14] J.I Leon, S. Vazquez, J.A. Sanchez, R. Portillo, L.G. Franquelo, J.M. Carrasco, and E. Domingez, "Conventional space-vector modulation techniques verses the single-phase modulator for multilevel converters,'"IEEE Trans. Ind.Electron ., vol.57, no.7, pp 2473-2482, jul. 2010
[15] L.yu, H. Hoon and A.Q. Huang, "Real-time algorithm for minimizing THD in multilevel inverters with unequal or varying voltage steps under staircase modulation,"IEEE Trans. Ind.Electron., vol.56, no.6, pp2249-2258, jun. 2009
[16] E. Ozdemir, S. Ozdemir, and L.M. Tolbert, "Fundamental Frequency modulated six-level diode clamped multilevel inverter for three phase stand-alone photovoltaic system" IEEE Trans. Ind.Electron.,vol. 56, no. 11, pp. 4407-4415, Nov. 2009.
[17] A. Radan, A. H. Shahirinia, and M. Falahi, "Evaluation of carrier based PWM methods for multi-level inverters," in Proc. IEEE ISIE, 2007, pp. 389-394.
[18] K. K. Gupta and S. Jain, "A Novel Multilevel Inverter Based on Switched Dc Sources," IEEE Trans Ind. vol.61, no.7, july 2014 pp. 3269-3278.
[19] Tolbert LM, Habetler TG. Novel multilevel inverter carrier-based PWM method. IEEE Trans Ind Appl 1999;35(5):1098-107.
[20] Loh PC, Holmes DG, Lipo TA. Implementation and control of distributed PWM cascaded multilevel inverters with minimum harmonic distortion and common-mode voltages. IEEE Trans Power Electron 2005; 20(1):90-9.
[21] Yao W, Hu H, Lu Z. Comparisons of space-vector modulation and carrier-based modulation of multilevel inverter,. IEEE Trans Power Electron 2008; 23(1):45-51.
[22] Du Z, Tolbert LM, Chiasson JN. Active harmonic elimination for multilevel converters. IEEE Trans Power Electron 2006; 21(2):45969.
[23] Chiasson JN, Tolbert LM, McKenzie KJ, Du Z. Control of a multilevel converter using resultant theory. IEEE Trans Control Syst Technol 2003;11(3):345-54.
[24] Blasko V. A novel method for selective harmonic elimination in power electronic equipment. IEEE Trans Power Electron 2007; 22(1):223-8.

